Precision Instrumentation Amplifier AD524

## FEATURES

Low noise: $0.3 \boldsymbol{\mu} \mathrm{p}$-p at 0.1 Hz to 10 Hz
Low nonlinearity: $0.003 \%(G=1)$
High CMRR: 120 dB (G = 1000)
Low offset voltage: $\mathbf{5 0} \mu \mathrm{V}$
Low offset voltage drift: $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
Gain bandwidth product: 25 MHz
Pin programmable gains of $\mathbf{1 , 1 0 , 1 0 0 , 1 0 0 0}$
Input protection, power-on/power-off
No external components required
Internally compensated
MIL-STD-883B and chips available
16-lead ceramic DIP and SOIC packages and 20-terminal leadless chip carrier available
Available in tape and reel in accordance with EIA-481A standard
Standard military drawing also available

## GENERAL DESCRIPTION

The AD524 is a precision monolithic instrumentation amplifier designed for data acquisition applications requiring high accuracy under worst-case operating conditions. An outstanding combination of high linearity, high common-mode rejection, low offset voltage drift, and low noise makes the AD524 suitable for use in many data acquisition systems.
The AD524 has an output offset voltage drift of less than $25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, input offset voltage drift of less than $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, \mathrm{CMR}$ above 90 dB at unity gain ( 120 dB at $\mathrm{G}=1000$ ), and maximum nonlinearity of $0.003 \%$ at $\mathrm{G}=1$. In addition to the outstanding dc specifications, the AD524 also has a 25 kHz bandwidth ( $G=1000$ ). To make it suitable for high speed data acquisition systems, the AD524 has an output slew rate of $5 \mathrm{~V} / \mu \mathrm{s}$ and settles in $15 \mu$ s to $0.01 \%$ for gains of 1 to 100 .

As a complete amplifier, the AD524 does not require any external components for fixed gains of 1, 10, 100 and 1000. For other gain settings between 1 and 1000, only a single resistor is required. The AD524 input is fully protected for both power-on and power-off fault conditions.

The AD524 IC instrumentation amplifier is available in four different versions of accuracy and operating temperature range. The economical A grade, the low drift B grade, and lower drift,

FUNCTIONAL BLOCK DIAGRAM


Figure 1.
higher linearity C grade are specified from $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The $S$ grade guarantees performance to specification over the extended temperature range $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The AD524 is available in a 16 -lead ceramic DIP, 16 -lead SBDIP, 16 -lead SOIC wide packages, and 20-terminal leadless chip carrier.

## PRODUCT HIGHLIGHTS

1. The AD524 has guaranteed low offset voltage, offset voltage drift, and low noise for precision high gain applications.
2. The AD524 is functionally complete with pin programmable gains of $1,10,100$, and 1000, and single resistor programmable for any gain.
3. Input and output offset nulling terminals are provided for very high precision applications and to minimize offset voltage changes in gain ranging applications.
4. The AD524 is input protected for both power-on and power-off fault conditions.
5. The AD524 offers superior dynamic performance with a gain bandwidth product of 25 MHz , full power response of 75 kHz and a settling time of $15 \mu \mathrm{~s}$ to $0.01 \%$ of a 20 V step ( $\mathrm{G}=100$ ).

## SPECIFICATIONS

@ $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.
All min and max specifications are guaranteed. Specifications shown in boldface are tested on all production units at the final electrical test. Results from those tests are used to calculate outgoing quality levels.

Table 1.

| Parameter | AD524A |  | AD524B |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |
| GAIN |  |  |  |  |  |
| Gain Equation (External Resistor Gain Programming) |  | $\pm 20 \%$ |  | $\pm 20 \%$ |  |
| Gain Range (Pin Programmable) |  |  |  |  |  |
| Gain Error ${ }^{1}$ |  |  |  |  |  |
| $\mathrm{G}=1$ |  | $\pm 0.05$ |  | $\pm 0.03$ | \% |
| $\mathrm{G}=10$ |  | $\pm 0.25$ |  | $\pm 0.15$ | \% |
| $\mathrm{G}=100$ |  | $\pm 0.5$ |  | $\pm 0.35$ | \% |
| $\mathrm{G}=1000$ |  | $\pm 2.0$ |  | $\pm 1.0$ | \% |
| Nonlinearity |  |  |  |  |  |
| $\mathrm{G}=1$ |  | $\pm 0.01$ |  | $\pm 0.005$ | \% |
| $\mathrm{G}=10, \mathrm{G}=100$ |  | $\pm 0.01$ |  | $\pm 0.005$ | \% |
| $\mathrm{G}=1000$ |  | $\pm 0.01$ |  | $\pm 0.01$ | \% |
| Gain vs. Temperature |  |  |  |  |  |
| $\mathrm{G}=1$ |  | 5 |  | 5 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}=10$ |  | 15 |  | 10 | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}=100$ |  | 35 |  | 25 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{G}=1000$ |  | 100 |  | 50 | ppm $/{ }^{\circ} \mathrm{C}$ |
| VOLTAGE OFFSET (May be Nulled) |  |  |  |  |  |
| Input Offset Voltage |  | 250 |  | 100 | $\mu \mathrm{V}$ |
| vs. Temperature |  | 2 |  | 0.75 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Output Offset Voltage |  | 5 |  | 3 | mV |
| vs. Temperature |  | 100 |  | 50 | $\mu \mathrm{V}$ |
| Offset Referred to the Input vs. Supply |  |  |  |  |  |
| $\mathrm{G}=1$ | 70 |  | 75 |  | dB |
| $\mathrm{G}=10$ | 85 |  | 95 |  | dB |
| $\mathrm{G}=100$ | 95 |  | 105 |  | dB |
| $\mathrm{G}=1000$ | 100 |  | 110 |  | dB |
| INPUT CURRENT |  |  |  |  |  |
| Input Bias Current |  | $\pm 50$ |  | $\pm 25$ | nA |
| vs. Temperature |  |  |  |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current |  | $\pm 35$ |  | $\pm 15$ | nA |
| vs. Temperature |  |  |  |  | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |

## AD524

| Parameter | AD524A |  |  | AD524B |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |
| INPUT |  |  |  |  |  |  |  |
| Input Impedance |  |  |  |  |  |  |  |
| Differential Resistance |  | $10^{9}$ |  |  | $10^{9}$ |  | $\Omega$ |
| Differential Capacitance |  | 10 |  |  | 10 |  | pF |
| Common-Mode Resistance |  | $10^{9}$ |  |  | $10^{9}$ |  | $\Omega$ |
| Common-Mode Capacitance |  | 10 |  |  | 10 |  | pF |
| Input Voltage Range |  |  |  |  |  |  |  |
| Maximum Differential Input Linear ( $\left.\mathrm{V}_{\mathrm{DL}}\right)^{2}$ | $\pm 10$ |  |  | $\pm 10$ |  |  | V |
| Maximum Common-Mode Linear (VCM) ${ }^{2}$ | $12 V-\left(\frac{G}{2} \times V_{D}\right)$ |  |  | $12 V-\left(\frac{G}{2} \times V_{D}\right)$ |  |  | V |
| Common-Mode Rejection DC to 60 Hz with $1 \mathrm{k} \Omega$ Source Imbalance |  |  |  |  |  |  | V |
| $\mathrm{G}=1$ | 70 |  |  | 75 |  |  | dB |
| $\mathrm{G}=10$ | 90 |  |  | 95 |  |  | dB |
| $\mathrm{G}=100$ | 100 |  |  | 105 |  |  | dB |
| $\mathrm{G}=1000$ | 110 |  |  | 115 |  |  | dB |
| OUTPUT RATING |  |  |  |  |  |  |  |
| Vout, RL $=2 \mathrm{k} \Omega$ |  | $\pm 10$ |  |  | $\pm 10$ |  | V |
| DYNAMIC RESPONSE |  |  |  |  |  |  |  |
| Small Signal - 3 dB |  |  |  |  |  |  |  |
| $\mathrm{G}=1$ |  | 1 |  |  | 1 |  | MHz |
| $\mathrm{G}=10$ |  | 400 |  |  | 400 |  | kHz |
| $\mathrm{G}=100$ |  | 150 |  |  | 150 |  | kHz |
| $\mathrm{G}=1000$ |  | 25 |  |  | 25 |  | kHz |
| Slew Rate |  | 5.0 |  |  | 5.0 |  | V/ $\mu \mathrm{s}$ |
| Settling Time to $0.01 \%, 20 \mathrm{~V}$ Step ${ }^{\text {a }}$ |  |  |  |  |  |  |  |
| $\mathrm{G}=1$ to 100 |  | 15 |  |  | 15 |  | $\mu \mathrm{s}$ |
| $\mathrm{G}=1000$ |  | 75 |  |  | 75 |  | $\mu \mathrm{s}$ |
| NOISE |  |  |  |  |  |  |  |
| Voltage Noise, 1 kHz |  |  |  |  |  |  |  |
| RTI |  | 7 |  |  | 7 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| RTO |  | 90 |  |  | 90 |  | $\mathrm{nV} \sqrt{ } \mathrm{Hz}$ |
| RTI, 0.1 Hz to 10 Hz |  |  |  |  |  |  |  |
| $\mathrm{G}=1$ |  | 15 |  |  | 15 |  | $\mu \vee \mathrm{p}$-p |
| $\mathrm{G}=10$ |  | 2 |  |  | 2 |  | $\mu \vee p-p$ |
| $\mathrm{G}=100,1000$ |  | 0.3 |  |  | 0.3 |  | $\mu \vee p-p$ |
| Current Noise |  |  |  |  |  |  |  |
| 0.1 Hz to 10 Hz |  | 60 |  |  | 60 |  | pA p-p |
| SENSE INPUT |  |  |  |  |  |  |  |
| Rin |  | 20 |  |  | 20 |  | $k \Omega \pm 20 \%$ |
| IN |  | 15 |  |  | 15 |  |  |
| Voltage Range | $\pm 10$ |  |  | $\pm 10$ |  |  | V |
| Gain to Output |  | 1 |  |  | 1 |  | \% |
| REFERENCE INPUT |  |  |  |  |  |  |  |
| Rin |  | 40 |  |  | 40 |  | $k \Omega \pm 20 \%$ |
| IIN |  | 15 |  |  | 15 |  |  |
| Voltage Range | $\pm 10$ |  |  | $\pm 10$ |  |  | V |
| Gain to Output |  | 1 |  |  | 1 |  |  |


|  |  |  |  |  |  |  | AD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | AD524A |  |  | AD524B |  |  | Unit |
|  | Min | Typ | Max | Min | Typ | Max |  |
| TEMPERATURE RANGE |  |  |  |  |  |  |  |
| Specified Performance | -25 |  | +85 | -25 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage | -65 |  | +150 | -65 |  | +150 | ${ }^{\circ} \mathrm{C}$ |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power Supply Range | $\pm 6$ | $\pm 15$ | $\pm 18$ | $\pm 6$ | $\pm 15$ | $\pm 18$ | V |
| Quiescent Current |  | 3.5 | 5.0 |  | 3.5 | 5.0 | mA |

${ }^{1}$ Does not include effects of external resistor, $\mathrm{R}_{\mathrm{G}}$.
${ }^{2} V_{\text {oL }}$ is the maximum differential input voltage at $\mathrm{G}=1$ for specified nonlinearity.
$V_{D L}$ at the maximum $=10 \mathrm{~V} / \mathrm{G}$.
$V_{D}=$ actual differential input voltage.
Example: $G=10, V_{D}=0.50$.
$\mathrm{V}_{\text {CM }}=12 \mathrm{~V}-(10 / 2 \times 0.50 \mathrm{~V})=9.5 \mathrm{~V}$.
@ $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.
All min and max specifications are guaranteed. Specifications shown in boldface are tested on all production units at the final electrical test. Results from those tests are used to calculate outgoing quality levels.

Table 2.


## AD524

| Parameter | AD524C |  | AD524S |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ Max | Min | Typ Max |  |
| INPUT CURRENT |  |  |  |  |  |
| Input Bias Current |  | $\pm 15$ |  | $\pm 50$ | nA |
| vs. Temperature |  | $\pm 100$ |  | $\pm 100$ | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current |  | $\pm 10$ |  | $\pm 35$ | nA |
| vs. Temperature |  | $\pm 100$ |  | $\pm 100$ | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| INPUT |  |  |  |  |  |
| Input Impedance |  |  |  |  |  |
| Differential Resistance |  | $10^{9}$ |  | $10^{9}$ | $\Omega$ |
| Differential Capacitance |  | 10 |  | 10 | pF |
| Common-Mode Resistance |  | $10^{9}$ |  | $10^{9}$ | $\Omega$ |
| Common-Mode Capacitance |  | 10 |  | 10 | pF |
| Input Voltage Range |  |  |  |  |  |
| Maximum Differential Input Linear ( $\left.\mathrm{V}_{\mathrm{DL}}\right)^{2}$ | $\pm 10$ |  | $\pm 10$ |  | V |
| Maximum Common-Mode Linear ( $\left.\mathrm{V}_{\mathrm{CM}}\right)^{2}$ | $12 \mathrm{~V}-\left(\frac{G}{2} \times \mathrm{V}_{\mathrm{D}}\right)$ |  | $12 \mathrm{~V}-\left(\frac{\mathrm{G}}{2} \times \mathrm{V}_{\mathrm{D}}\right)$ |  | V |
| Common-Mode Rejection DC to 60 Hz with $1 \mathrm{k} \Omega$ Source Imbalance |  |  |  |  | V |
| $\mathrm{G}=1$ | 80 |  | 70 |  | dB |
| $\mathrm{G}=10$ | 100 |  | 90 |  | dB |
| $\mathrm{G}=100$ | 110 |  | 100 |  | dB |
| $\mathrm{G}=1000$ | 120 |  | 110 |  | dB |
| OUTPUT RATING |  |  |  |  |  |
| $\mathrm{V}_{\text {out, }} \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | $\pm 10$ |  | $\pm 10$ | V |
| DYNAMIC RESPONSE |  |  |  |  |  |
| Small Signal - 3 dB |  |  |  |  |  |
| $\mathrm{G}=1$ |  | 1 |  | 1 | MHz |
| $\mathrm{G}=10$ |  | 400 |  | 400 | kHz |
| $\mathrm{G}=100$ |  | 150 |  | 150 | kHz |
| $\mathrm{G}=1000$ |  | 25 |  | 25 | kHz |
| Slew Rate |  | 5.0 |  | 5.0 | V/ $/ \mathrm{s}$ |
|  |  |  |  |  |  |
| $G=1 \text { to } 100$ |  | 15 |  | 15 | $\mu \mathrm{s}$ |
| $\mathrm{G}=1000$ |  | 75 |  | 75 | $\mu \mathrm{s}$ |
| NOISE |  |  |  |  |  |
| Voltage Noise, 1 kHz |  |  |  |  |  |
| RTI |  | 7 |  | 7 | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| RTO |  | 90 |  | 90 | $\mathrm{nV} \sqrt{ } \mathrm{Hz}$ |
| RTI, 0.1 Hz to 10 Hz |  |  |  |  |  |
| $\mathrm{G}=1$ |  | 15 |  | 15 | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| $\mathrm{G}=10$ |  | 2 |  | 2 | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| $\mathrm{G}=100,1000$ |  | 0.3 |  | 0.3 | $\mu \vee \mathrm{p}-\mathrm{p}$ |
| Current Noise |  |  |  |  |  |
| 0.1 Hz to 10 Hz |  | 60 |  | 60 | pA p-p |
| SENSE INPUT |  |  |  |  |  |
| RIN |  | 20 |  | 20 | $\mathrm{k} \Omega \pm 20 \%$ |
| 1 l |  | 15 |  | 15 | $\mu \mathrm{A}$ |
| Voltage Range | $\pm 10$ |  | $\pm 10$ |  | V |
| Gain to Output |  | 1 |  | 1 | \% |


${ }^{1}$ Does not include effects of external resistor $R_{G}$.
${ }^{2} V_{O L}$ is the maximum differential input voltage at $G=1$ for specified nonlinearity.
$V_{D L}$ at the maximum $=10 \mathrm{~V} / \mathrm{G}$.
$V_{D}=$ actual differential input voltage.
Example: $G=10, V_{D}=0.50$.
$\mathrm{V}_{\mathrm{CM}}=12 \mathrm{~V}-(10 / 2 \times 0.50 \mathrm{~V})=9.5 \mathrm{~V}$.

## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| Internal Power Dissipation | 450 mW |
| Input Voltage $^{1}$ |  |
| $\quad$ (Either Input Simultaneously) $\left\|\mathrm{V}_{\text {IN }}\right\|+\left\|\mathrm{V}_{\mathrm{S}}\right\|$ | $<36 \mathrm{~V}$ |
| Output Short-Circuit Duration | Indefinite |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| (R) | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| (D, E) |  |
| Operating Temperature Range | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| AD524A/AD524B/AD524C | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| AD524S | $+300^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 60 sec ) |  |

${ }^{1}$ Maximum input voltage specification refers to maximum voltage to which either input terminal may be raised with or without device power applied. For example, with $\pm 18$ volt supplies maximum, $\mathrm{V}_{\text {IN }}$ is $\pm 18 \mathrm{~V}$; with zero supply voltage maximum, $\mathrm{V}_{\text {IN }}$ is $\pm 36 \mathrm{~V}$.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Figure 2. Metallization Photograph
Contact factory for latest dimensions;
Dimensions shown in inches and (mm)

## CONNECTION DIAGRAMS



Figure 3. Ceramic (D) and
SOIC (RW-16 and D-16) Packages


Figure 4. Leadless Chip Carrier (E)

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## AD524

Table 5. Error Budget Analysis

| Error Source | AD524C <br> Specifications | Calculation | Effect on Absolute Accuracy at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Effect on Absolute Accuracy at $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | Effect on Resolution |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gain Error | $\pm 0.25 \%$ | $\pm 0.25 \%=2500 \mathrm{ppm}$ | 2500 ppm | 2500 ppm | - |
| Gain Instability | 25 ppm | $\left(25 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)\left(60^{\circ} \mathrm{C}\right)=1500 \mathrm{ppm}$ | - | 1500 ppm | - |
| Gain Nonlinearity | $\pm 0.003 \%$ | $\pm 0.003 \%=30 \mathrm{ppm}$ | - | - | 30 ppm |
| Input Offset Voltage | $\pm 50 \mu \mathrm{~V}$, RTI | $\pm 50 \mu \mathrm{~V} / 20 \mathrm{mV}= \pm 2500 \mathrm{ppm}$ | 2500 ppm | 2500 ppm | - |
| Input Offset Voltage Drift | $\pm 0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \left( \pm 0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)\left(60^{\circ} \mathrm{C}\right)=30 \mu \mathrm{~V} \\ & 30 \mu \mathrm{~V} / 20 \mathrm{mV}=1500 \mathrm{ppm} \end{aligned}$ | - | 1500 ppm | - |
| Output Offset Voltage ${ }^{1}$ | $\pm 2.0 \mathrm{mV}$ | $\pm 2.0 \mathrm{mV} / 20 \mathrm{mV}=1000 \mathrm{ppm}$ | 1000 ppm | 1000 ppm | - |
| Output Offset Voltage Drift ${ }^{1}$ | $\pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \left( \pm 25 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)\left(60^{\circ} \mathrm{C}\right)=1500 \mu \mathrm{~V} \\ & 1500 \mu \mathrm{~V} / 20 \mathrm{mV}=750 \mathrm{ppm} \end{aligned}$ | - | 750 ppm | - |
| Bias Current-Source Imbalance Error | $\pm 15 \mathrm{nA}$ | $\begin{aligned} & ( \pm 15 \mathrm{nA})(100 \Omega)=1.5 \mu \mathrm{~V} \\ & 1.5 \mu \mathrm{~V} / 20 \mathrm{mV}=75 \mathrm{ppm} \end{aligned}$ | 75 ppm | 75 ppm | - |
| Bias Current-Source Imbalance Drift | $\pm 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \left( \pm 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}\right)(100 \Omega)\left(60^{\circ} \mathrm{C}\right)=0.6 \mu \mathrm{~V} \\ & 0.6 \mu \mathrm{~V} / 20 \mathrm{mV}=30 \mathrm{ppm} \end{aligned}$ | - | 30 ppm | - |
| Offset Current-Source Imbalance Error | $\pm 10 \mathrm{nA}$ | $\begin{aligned} & ( \pm 10 \mathrm{nA})(100 \Omega)=1 \mu \mathrm{~V} \\ & 1 \mu \mathrm{~V} / 20 \mathrm{mV}=50 \mathrm{ppm} \end{aligned}$ | 50 ppm | 50 ppm | - |
| Offset Current-Source Imbalance Drift | $\pm 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\left(100 \mathrm{pA} /{ }^{\circ} \mathrm{C}\right)(100 \Omega)\left(60^{\circ} \mathrm{C}\right)=0.6 \mu \mathrm{~V}$ $0.6 \mu \mathrm{~V} / 20 \mathrm{mV}=30 \mathrm{ppm}$ | - | 30 ppm | - |
| Offset Current-Source Resistance-Error | $\pm 10 \mathrm{nA}$ | $\begin{aligned} & (10 \mathrm{nA})(175 \Omega)=3.5 \mu \mathrm{~V} \\ & 3.5 \mu \mathrm{~V} / 20 \mathrm{mV}=87.5 \mathrm{ppm} \end{aligned}$ | 87.5 ppm | 87.5 ppm | - |
| Offset Current-Source Resistance-Drift | $\pm 100 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \left(100 \mathrm{pA} /{ }^{\circ} \mathrm{C}\right)(175 \Omega)\left(60^{\circ} \mathrm{C}\right)=1 \mu \mathrm{~V} \\ & 1 \mu \mathrm{~V} / 20 \mathrm{mV}=50 \mathrm{ppm} \end{aligned}$ | - | 50 ppm | - |
| Common Mode Rejection 5 V DC | 115 dB | $\begin{aligned} & 115 \mathrm{~dB}=1.8 \mathrm{ppm} \times 5 \mathrm{~V}=8.8 \mu \mathrm{~V} \\ & 8.8 \mu \mathrm{~V} / 20 \mathrm{mV}=444 \mathrm{ppm} \end{aligned}$ | 444 ppm | 444 ppm | - |
| Noise, RTI ( 0.1 Hz to 10 Hz ) | $0.3 \mu \mathrm{~V}$ p-p | $0.3 \mu \mathrm{~V} \mathrm{p}-\mathrm{p} / 20 \mathrm{mV}=15 \mathrm{ppm}$ | - | - | 15 ppm |
|  |  | Total Error | 6656.5 ppm | 10516.5 ppm | 45 ppm |

${ }^{1}$ Output offset voltage and output offset voltage drift are given as RTI figures.

## OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSION (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 55. 16-Lead Side-Brazed Ceramic Dual In-Line [SBDIP] (D-16)
Dimensions shown in inches and (millimeters)


CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 56. 20-Terminal Ceramic Leadless Chip Carrier [LCC] (E-20)
Dimensions shown in inches and (millimeters)


Figure 57. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16)
Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: |
| AD524AD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SBDIP | D-16 |
| AD524ADZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SBDIP | D-16 |
| AD524AE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Terminal LCC | E-20 |
| AD524AR-16 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |
| AD524AR-16-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 13" Tape and Reel | RW-16 |
| AD524AR-16-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 7" Tape and Reel | RW-16 |
| AD524ARZ-161 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_W | RW-16 |
| AD524ARZ-16-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, 7"Tape and Reel | RW-16 |
| AD524BD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SBDIP | D-16 |
| AD524BDZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SBDIP | D-16 |
| AD524BE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Terminal LCC | E-20 |
| AD524CD | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SBDIP | D-16 |
| AD524CDZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SBDIP | D-16 |
| AD524SD | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SBDIP | D-16 |
| AD524SD/883B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SBDIP | D-16 |
| 5962-8853901EA ${ }^{2}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SBDIP | D-16 |
| AD524SE/883B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Terminal LCC | E-20 |
| AD524SCHIPS | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Die |  |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ Refer to the official DESC drawing for tested specifications.

