

Precision Instrumentation Amplifier

AD524

FEATURES

Low noise: 0.3 μ V p-p at 0.1 Hz to 10 Hz Low nonlinearity: 0.003% (G = 1) High CMRR: 120 dB (G = 1000) Low offset voltage: 50 μ V Low offset voltage drift: 0.5 μ V/°C

Gain bandwidth product: 25 MHz

Pin programmable gains of 1, 10, 100, 1000 Input protection, power-on/power-off No external components required Internally compensated

MIL-STD-883B and chips available

16-lead ceramic DIP and SOIC packages and 20-terminal leadless chip carrier available

Available in tape and reel in accordance with EIA-481A standard

Standard military drawing also available

GENERAL DESCRIPTION


The AD524 is a precision monolithic instrumentation amplifier designed for data acquisition applications requiring high accuracy under worst-case operating conditions. An outstanding combination of high linearity, high common-mode rejection, low offset voltage drift, and low noise makes the AD524 suitable for use in many data acquisition systems.

The AD524 has an output offset voltage drift of less than 25 $\mu V/^{\circ} C$, input offset voltage drift of less than 0.5 $\mu V/^{\circ} C$, CMR above 90 dB at unity gain (120 dB at G = 1000), and maximum nonlinearity of 0.003% at G = 1. In addition to the outstanding dc specifications, the AD524 also has a 25 kHz bandwidth (G = 1000). To make it suitable for high speed data acquisition systems, the AD524 has an output slew rate of 5 V/ μ s and settles in 15 μ s to 0.01% for gains of 1 to 100.

As a complete amplifier, the AD524 does not require any external components for fixed gains of 1, 10, 100 and 1000. For other gain settings between 1 and 1000, only a single resistor is required. The AD524 input is fully protected for both power-on and power-off fault conditions.

The AD524 IC instrumentation amplifier is available in four different versions of accuracy and operating temperature range. The economical A grade, the low drift B grade, and lower drift,

FUNCTIONAL BLOCK DIAGRAM



higher linearity C grade are specified from -25°C to +85°C. The S grade guarantees performance to specification over the extended temperature range -55°C to +125°C. The AD524 is available in a 16-lead ceramic DIP, 16-lead SBDIP, 16-lead SOIC wide packages, and 20-terminal leadless chip carrier.

PRODUCT HIGHLIGHTS

- The AD524 has guaranteed low offset voltage, offset voltage drift, and low noise for precision high gain applications.
- 2. The AD524 is functionally complete with pin programmable gains of 1, 10, 100, and 1000, and single resistor programmable for any gain.
- 3. Input and output offset nulling terminals are provided for very high precision applications and to minimize offset voltage changes in gain ranging applications.
- 4. The AD524 is input protected for both power-on and power-off fault conditions.
- 5. The AD524 offers superior dynamic performance with a gain bandwidth product of 25 MHz, full power response of 75 kHz and a settling time of 15 μ s to 0.01% of a 20 V step (G = 100).

SPECIFICATIONS

@ V_S = ± 15 V, R_L = 2 $k\Omega$ and T_A = +25°C, unless otherwise noted.

All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units at the final electrical test. Results from those tests are used to calculate outgoing quality levels.

Table 1.

	AD524A			AD52	4B		
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
GAIN							
Gain Equation (External Resistor Gain Programming)	l —	$\frac{0,000}{R_{\rm G}} + 1$	± 20%	[40	$\frac{0,000}{R_G} + 1$	± 20%	
Gain Range (Pin Programmable)		1 to 100	00		1 to 10	000	
Gain Error ¹							
G = 1			±0.05			±0.03	%
G = 10			±0.25			±0.15	%
G = 100			±0.5			±0.35	%
G = 1000			±2.0			±1.0	%
Nonlinearity							
G = 1			±0.01			±0.005	%
G = 10, G = 100			±0.01			±0.005	%
G = 1000			±0.01			±0.01	%
Gain vs. Temperature							
G = 1			5			5	ppm/°C
G = 10			15			10	ppm/°C
G = 100			35			25	ppm/°C
G = 1000			100			50	ppm/°C
VOLTAGE OFFSET (May be Nulled)							
Input Offset Voltage			250			100	μV
vs. Temperature			2			0.75	μV/°C
Output Offset Voltage			5			3	mV
vs. Temperature			100			50	μV
Offset Referred to the Input vs. Supply							
G = 1	70			75			dB
G = 10	85			95			dB
G = 100	95			105			dB
G = 1000	100			110			dB
INPUT CURRENT							
Input Bias Current			±50			±25	nA
vs. Temperature		±100			±100		pA/°C
Input Offset Current			±35			±15	nA
vs. Temperature		±100			±100		pA/°C

AD524

		AD524	4A		AD524B		
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
INPUT							
Input Impedance							
Differential Resistance		10 ⁹			10 ⁹		Ω
Differential Capacitance		10			10		pF
Common-Mode Resistance		10 ⁹			10 ⁹		Ω
Common-Mode Capacitance		10			10		pF
Input Voltage Range							'
Maximum Differential Input Linear (V _{DL}) ²	±10			±10			V
Maximum Common-Mode Linear (V _{CM}) ²		(\		(V
	12	$2 V - \left(\frac{G}{2}\right)$	$\times V_{D}$	12	$2 V - \left(\frac{G}{2}\right)$	$\times V_{D}$	
Common-Mode Rejection DC to 60 Hz with 1 $k\Omega$ Source Imbalance		,	ŕ		·	ŕ	V
G = 1	70			75			dB
G = 10	90			95			dB
G = 100	100			105			dB
G = 1000	110			115			dB
OUTPUT RATING							
V_{OUT} , $R_L = 2 k\Omega$		±10			±10		V
DYNAMIC RESPONSE							
Small Signal – 3 dB							
G = 1		1			1		MHz
G = 10		400			400		kHz
G = 100		150			150		kHz
G = 1000		25			25		kHz
Slew Rate		5.0			5.0		V/µs
Settling Time to 0.01%, 20 V Step							- 7
G = 1 to 100		15			15		μs
G = 1000		75			75		μs
NOISE							Pro-
Voltage Noise, 1 kHz							
RTI		7			7		nV/√Hz
RTO		90			90		nV√Hz
RTI, 0.1 Hz to 10 Hz		50			50		117 7112
G = 1		15			15		μV p-p
G = 10		2			2		μV p-p
G = 100, 1000		0.3			0.3		μV p-p μV p-p
Current Noise		0.5			0.5		μνρ-ρ
0.1 Hz to 10 Hz		60			60		2000
		60			60		рА р-р
SENSE INPUT		20			20		1.0 . 200
R _{IN}		20			20		kΩ ± 20%
I _{IN}	110	15		110	15		μΑ
Voltage Range	±10			±10			V
Gain to Output		1			1		%
REFERENCE INPUT							
R _{IN}		40			40		$k\Omega \pm 20\%$
lin		15			15		μΑ
Voltage Range	±10			±10			V
Gain to Output		1			1		%

		AD524	4A		AD52	4B	
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
TEMPERATURE RANGE							
Specified Performance	-25		+85	-25		+85	°C
Storage	-65		+150	-65		+150	°C
POWER SUPPLY							
Power Supply Range	±6	±15	±18	±6	±15	±18	V
Quiescent Current		3.5	5.0		3.5	5.0	mA

 $^{^{\}mbox{\tiny 1}}$ Does not include effects of external resistor, $R_{\mbox{\tiny G}}.$

Example: G = 10, $V_D = 0.50$.

 $V_{CM} = 12 \text{ V} - (10/2 \times 0.50 \text{ V}) = 9.5 \text{ V}.$

@ V_S = ± 15 V, R_L = 2 k Ω and T_A = +25°C, unless otherwise noted.

All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units at the final electrical test. Results from those tests are used to calculate outgoing quality levels.

Table 2.

	Αſ	D524C			
Parameter	Min Ty	р Мах	Min	Тур Мах	Unit
GAIN					
Gain Equation (External Resistor Gain Programming)	$\left[\frac{40,000}{R_{\rm G}}\right]$	$\left[\frac{0}{1}+1\right]\pm 20\%$	$\left[\frac{40,0}{R}\right]$		6
Gain Range (Pin Programmable)	1 t	o 1000		1 to 1000	
Gain Error ¹					
G = 1		±0.02		±0.0)5 %
G = 10		±0.1		±0.2	25 %
G = 100		±0.25		±0.5	5 %
G = 1000		±0.5		±2.0	%
Nonlinearity					
G = 1		±0.003		±0.0	01 %
G = 10, G = 100		±0.003		±0.0	01 %
G = 1000		±0.01		±0.0	01 %
Gain vs. Temperature					
G = 1		5		5	ppm/°C
G = 10		10		10	ppm/°C
G = 100		25		25	ppm/°C
G = 1000		50		50	ppm/°C
VOLTAGE OFFSET (May be Nulled)					
Input Offset Voltage		50		100	μV
vs. Temperature		0.5		2.0	μV/°C
Output Offset Voltage		2.0		3.0	mV
vs. Temperature		25		50	μV
Offset Referred to the Input vs. Supply					
G = 1	80		75		dB
G = 10	100		95		dB
G = 100	110		105		dB
G = 1000	115		110		dB

 $^{^2\,}V_{OL}$ is the maximum differential input voltage at G = 1 for specified nonlinearity.

 V_{DL} at the maximum = 10 V/G.

 V_D = actual differential input voltage.

AD524

	AD524C				AD524S		
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
INPUT CURRENT							
Input Bias Current			±15			±50	nA
vs. Temperature		±100			±100		pA/°C
Input Offset Current			±10			±35	nA
vs. Temperature		±100			±100		pA/°C
INPUT							
Input Impedance							
Differential Resistance		10 ⁹			10 ⁹		Ω
Differential Capacitance		10			10		pF
Common-Mode Resistance		10 ⁹			10 ⁹		Ω
Common-Mode Capacitance		10			10		pF
Input Voltage Range							1.
Maximum Differential Input Linear (V _{DL}) ²	±10			±10			V
Maximum Common-Mode Linear (V _{CM}) ²		(c)		(c)	V
(City	12	$2 V - \left(\frac{G}{2}\right)$	\times V_D	13	$2 V - \left(\frac{G}{2}\right)$	\times V_{D}	
C. M. I. D. H. Der coll. Maloc		(2)		(2	J	
Common-Mode Rejection DC to 60 Hz with 1 k Ω Source Imbalance							V
G = 1	80			70			dB
G = 10	100			90			dB
G = 100	110			100			dB
G = 1000	120			110			dB
OUTPUT RATING							
V_{OUT} , $R_L = 2 \text{ k}\Omega$		±10			±10		V
DYNAMIC RESPONSE							
Small Signal – 3 dB							
G = 1		1			1		MHz
G = 10		400			400		kHz
G = 100		150			150		kHz
G = 1000		25			25		kHz
Slew Rate		5.0			5.0		V/µs
Settling Time to 0.01%, 20 V Step							
G = 1 to 100		15			15		μs
G = 1000		75			75		μs
NOISE							
Voltage Noise, 1 kHz							
RTI		7			7		nV/√Hz
RTO		90			90		nV√Hz
RTI, 0.1 Hz to 10 Hz							
G = 1		15			15		μV p-p
G = 10		2			2		μV р-р
G = 100, 1000		0.3			0.3		μV р-р
Current Noise							
0.1 Hz to 10 Hz	<u> </u>	60			60		рА р-р
SENSE INPUT							
R _{IN}		20			20		$k\Omega \pm 20\%$
I _{IN}		15			15		μΑ
Voltage Range	±10			±10			V
Gain to Output		1			1		%

		AD524C		AD524S			
Parameter	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE INPUT							
R _{IN}		40			40		$k\Omega \pm 20\%$
I _{IN}		15			15		μΑ
Voltage Range	10			10			V
Gain to Output		1			1		%
TEMPERATURE RANGE							
Specified Performance	-25		+85	-55		+85	°C
Storage	-65		+150	-65		+150	°C
POWER SUPPLY							
Power Supply Range	±6	±15	±18	±6	±15	±18	V
Quiescent Current		3.5	5.0		3.5	5.0	mA

 $^{^1}$ Does not include effects of external resistor R_G. 2 V_{OL} is the maximum differential input voltage at G = 1 for specified nonlinearity. V_{DL} at the maximum = 10 V/G. V_D = actual differential input voltage. Example: G = 10, V_D = 0.50. V_{CM} = 12 V - (10/2 \times 0.50 V) = 9.5 V.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	±18 V
Internal Power Dissipation	450 mW
Input Voltage ¹	
(Either Input Simultaneously) $ V_{IN} + V_{S} $	<36 V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	
(R)	−65°C to +125°C
(D, E)	−65°C to +150°C
Operating Temperature Range	
AD524A/AD524B/AD524C	−25°C to +85°C
AD524S	−55°C to +125°C
Lead Temperature (Soldering, 60 sec)	+300°C

 $^{^1}$ Maximum input voltage specification refers to maximum voltage to which either input terminal may be raised with or without device power applied. For example, with ± 18 volt supplies maximum, V_{IN} is ± 18 V; with zero supply voltage maximum, V_{IN} is ± 36 V.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 2. Metallization Photograph Contact factory for latest dimensions; Dimensions shown in inches and (mm)

CONNECTION DIAGRAMS





Figure 3. Ceramic (D) and SOIC (RW-16 and D-16) Packages



ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


AD524

Table 5. Error Budget Analysis

	AD524C		Effect on Absolute Accuracy	Effect on Absolute Accuracy	Effect on
Error Source	Specifications	Calculation	at $T_A = 25^{\circ}C$	at T _A = 85°C	Resolution
Gain Error	±0.25%	±0.25% = 2500 ppm	2500 ppm	2500 ppm	_
Gain Instability	25 ppm	(25 ppm/°C)(60°C) = 1500 ppm	_	1500 ppm	_
Gain Nonlinearity	±0.003%	±0.003% = 30 ppm	_	_	30 ppm
Input Offset Voltage	±50 μV, RTI	$\pm 50 \mu\text{V}/20 \text{mV} = \pm 2500 \text{ppm}$	2500 ppm	2500 ppm	_
Input Offset Voltage Drift	±0.5 μV/°C -	$(\pm 0.5 \mu\text{V/°C})(60^{\circ}\text{C}) = 30 \mu\text{V}$ 30 $\mu\text{V}/20 \text{mV} = 1500 \text{ppm}$	_	1500 ppm	_
Output Offset Voltage ¹	±2.0 mV	±2.0 mV/20 mV = 1000 ppm	1000 ppm	1000 ppm	_
Output Offset Voltage Drift ¹	±25 μV/°C	(±25 μV/°C)(60°C)= 1500 μV 1500 μV/20 mV = 750 ppm	-	750 ppm	-
Bias Current-Source Imbalance Error	±15 nA	$(\pm 15 \text{ nA})(100 \Omega) = 1.5 \mu\text{V}$ 1.5 μV/20 mV = 75 ppm	75 ppm	75 ppm	-
Bias Current-Source Imbalance Drift	±100 pA/°C	(±100 pA/°C)(100 Ω)(60°C) = 0.6 μV 0.6 μV/20 mV = 30 ppm	-	30 ppm	-
Offset Current-Source Imbalance Error	±10 nA	$(\pm 10 \text{ nA})(100 \Omega) = 1 \mu\text{V}$ 1 μV/20 mV = 50 ppm	50 ppm	50 ppm	-
Offset Current-Source Imbalance Drift	±100 pA/°C	(100 pA/°C)(100 Ω)(60°C) = 0.6 μV 0.6 μV/20 mV = 30 ppm	-	30 ppm	-
Offset Current-Source Resistance-Error	±10 nA	$(10 \text{ nA})(175 \Omega) = 3.5 \mu\text{V}$ 3.5 $\mu\text{V}/20 \text{ mV} = 87.5 \text{ ppm}$	87.5 ppm	87.5 ppm	-
Offset Current-Source Resistance-Drift	±100 pA/°C	(100 pA/°C)(175 Ω)(60°C) = 1 μ V 1 μ V/20 mV = 50 ppm	-	50 ppm	-
Common Mode Rejection 5 V DC	115 dB	115 dB = 1.8 ppm \times 5 V = 8.8 μ V 8.8 μ V/20 mV = 444 ppm	444 ppm	444 ppm	-
Noise, RTI (0.1 Hz to 10 Hz)	0.3 μV p-p	0.3 μV p-p/20 mV = 15 ppm	_	_	15 ppm
-	•	Total Error	6656.5 ppm	10516.5 ppm	45 ppm

 $^{^{\}rm 1}$ Output offset voltage and output offset voltage drift are given as RTI figures.


OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 55. 16-Lead Side-Brazed Ceramic Dual In-Line [SBDIP]
(D-16)


Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 56. 20-Terminal Ceramic Leadless Chip Carrier [LCC] (E-20)

Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-013-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 57. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches) 9 707 6

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD524AD	−40°C to +85°C	16-Lead SBDIP	D-16
AD524ADZ ¹	-40°C to +85°C	16-Lead SBDIP	D-16
AD524AE	-40°C to +85°C	20-Terminal LCC	E-20
AD524AR-16	-40°C to +85°C	16-Lead SOIC_W	RW-16
AD524AR-16-REEL	-40°C to +85°C	16-Lead SOIC_W, 13" Tape and Reel	RW-16
AD524AR-16-REEL7	-40°C to +85°C	16-Lead SOIC_W, 7" Tape and Reel	RW-16
AD524ARZ-16 ¹	-40°C to +85°C	16-Lead SOIC_W	RW-16
AD524ARZ-16-REEL7 ¹	-40°C to +85°C	16-Lead SOIC_W, 7"Tape and Reel	RW-16
AD524BD	-40°C to +85°C	16-Lead SBDIP	D-16
AD524BDZ ¹	-40°C to +85°C	16-Lead SBDIP	D-16
AD524BE	-40°C to +85°C	20-Terminal LCC	E-20
AD524CD	-40°C to +85°C	16-Lead SBDIP	D-16
AD524CDZ ¹	-40°C to +85°C	16-Lead SBDIP	D-16
AD524SD	−55°C to +125°C	16-Lead SBDIP	D-16
AD524SD/883B	−55°C to +125°C	16-Lead SBDIP	D-16
5962-8853901EA ²	−55°C to +125°C	16-Lead SBDIP	D-16
AD524SE/883B	−55°C to +125°C	20-Terminal LCC	E-20
AD524SCHIPS	−55°C to +125°C	Die	

 $^{^{1}}$ Z = RoHS Compliant Part. 2 Refer to the official DESC drawing for tested specifications.